


Henry Kao (Huawei Technologies Canada)
Nikhil Sreekumar (Huawei Technologies Canada)
Prabhdeep Singh Soni (Huawei Technologies Canada)
Ali Sedaghati (Huawei Technologies Canada)
Fang Su (Huawei China)
Bryan Chan (Huawei Technologies Canada)
Maziar Goudarzi (Huawei Technologies Canada)
Reza Azimi (Huawei Technologies Canada)



Optimizing Mobile System Libraries





 System performance impacts everything running on the mobile device, not just a single application/workload

 Design compiler optimizations or software-hardware co-design techniques to optimize performance

- Many system libraries show front-end boundedness
- Compiler PGO with code-layout optimizations already show considerable performance improvements

techi perfo Man front Com


Optimize

Performance




Reasons for Frontend Bottlenecks





- Key Insight
 - > PGO improves spatial locality
 - > PGO cannot improve temporal locality
 - > Cache replacement tries to predict temporal locality, can we influence that?
- Idea
 - > Pass temperature information to the caches



Challenges as a Compiler Developer

- Develop compiler optimizations to improve performance
- Great, because no hardware changes are needed, performance from pure code optimizations
 - > Function Inlining
 - > Function Placement
 - > Block Placement

Trade-offs to consider:

- Code Size
- Compile Time

```
#include <stdio.h>
#include <stdlib.h>
extern void dummy(int x);
int compute(int x) {
 int temp1 = x * x;
 int temp2 = temp1 + x;
 int temp3 = temp1 / temp2 - 25;
 int temp4 = temp3 ^ 0xffff & 0xadbd;
 int temp5 = (temp4 * x) + x;
 return temp5;
int main(int argc, char *argv[]) {
 int num1 = atoi(argv[0]);
 int num2 = atoi(argv[1]);
 int result1 = compute(num1);
 int result2 = compute(num2);
 dummy(result1);
 dummy(result2);
 return 0;
```

Not Inlined

```
compute:
                                              compute:
                 w9, w0, w0
                                                                w9, w0, w0
                 w8, #44477
                                                                w8, #44477
        mov
                 w10, w9, w0
                                                               w10, w9, w0
                                                                w9, w9, w10
                 w9, w9, #25
                                                               w9, w9, #25
                 w8, w9, w8
                                                               w8, w9, w8
                 w0, w0, w8, w0
                                                               w0, w0, w8, w0
        ret
main:
                                              main:
                 x29, x30, [sp, #-32]!
                                                               x29, x30, [sp, #-32]!
                x20, x19, [sp, #16]
                                                                x19, [sp, #16]
        stp
                                                       str
                 x29, sp
                                                                x29, sp
                 x0, [x1]
                                                                x0, [x1]
                x19, x1
                                                               x19, x1
                 x1, xzr
                                                               x1, xzr
                 w2, #10
                                                               w2, #10
                 strtol
                                                               strtol
                 x8, [x19, #8]
                                                               x8, [x19, #8]
                x19, x0
                                                               x19, x0
                x1, xzr
                                                               x1, xzr
                 w2, #10
                                                               w2, #10
                 x0, x8
                                                               x0, x8
                 strtol
                                                               strtol
                                                               w8, w19, w19
                 x20, x0
                 w0, w19
                                                               w9, w8, w19
                                                               w8, w8, w9
                 w19, w0
                                                                w10, w9, w0
                 w0. w20
                 compute
                                                               w9, w9, w10
                 w20, w0
                                                                w8, w8, #25
                                                                w10, #44477
                 w0. w19
                                                                w8, w8, w10
                                                                w8, w19, w8, w19
        bl
                                                               w9, w9, #25
                 dummy
                 w0. wzr
                                                               w9, w9, w10
                x20, x19, [sp, #16]
                                                               w19, w0, w9, w0
                x29, x30, [sp], #32
                                                                dummy
                                                                w0, w19
                                                                dummy
                                                                w0, wzr
```

Inlined



x19, [sp, #16] x29, x30, [sp], #32

Challenges Designing Co-Designed Solutions

- Software/Compiler offline analysis can provide a lot of performance optimization hints to the hardware
 - Software prefetching
 - > Execution frequency of instructions/data
 - > Branch taken/not-taken information (ARM BRBE)
- How to pass information from offline analysis to hardware?




Figure 10: High level design of Thermometer

Song et al., "Thermometer: Profile-Guided BTB Replacement for Data Center Applications", ISCA'22

New Instructions?

- > ISA license (e.g., ARM) restrictions
- > Dynamic instruction overhead
- > New HW to process instructions

Metadata?

- > Code size increase
- > Dynamic code footprint increase



Summary of Challenges


Software

- Keep code size increase minimal
- Keep compile time increase minimal



Hardware


- No changes to ISA
- Power and area cost minimal (especially on mobile devices)





Mise En Place


Mobile Libraries




Compiler (BiSheng/LLVM) PGO




Front-end Bottlenecks



Temporal Locality of Hot Code is an Issue




Convenient Software-Hardware Interface






Temperature Guided Instruction Cache Replacement






Code Generation and Optimization

Code Generation





> readelf -S <binary>

Section Headers:

[13] .text PROGBITS 000000000038ae0 00037ae0 000000000030bc9 000000000000 AX 0 0 16


[14] .init PROGBITS 0000000000696ac 000686ac 000000000000000 AX 0 0 4 [15] .fini PROGBITS 00000000000696c8 000686c8 000000000000000 AX 0 0 4

[16] .text.unlikely PROGBITS 00000000000696e0 000686e0 00000000000624d6 00000000000000 AX 0 0 16

[17] .text.hot PROGBITS 00000000000cbbc0 000cabc0 0000000000088f59 00000000000000 AX 0 0 16

[18] .plt PROGBITS 000000000154b20 00153b20 0000000000003b0 0000000000000 AX 0 0 16


...





Operating System

- Loader is executed prior to running the application
- Loader reads information in program headers (incl. temperature information)
- Loader creates the Page Tables and corresponding PTEs
- Populate PBHA bits with temperature information
- PBHA support ongoing in Linux Kernel



[RFC,7/7] Documentation: arm64: Describe the support and expectations for PBHA

ID 20211015161416.2196-8-james.morse@arm.com (mailing list archive)

New, archived

show

arm64: mm: Prototype to allow drivers to request PBHA values | collapse

[RFC,0/7] arm64: mm: Prototype to allow drivers to request PBHA values

[RFC,1/7] kVM: arm64: Detect and enable PBHA for stage2

[RFC,2/7] dt-bindings: Rename the description of cpu nodes cpu.yaml

[RFC,3/7] dt-bindings: arm: Add binding for Page Based Hardware Attributes

[RFC,4/7] arm64: cpufeature: Enable PBHA bits for stage1

[RFC,5/7] arm64: mm: Add pgprot_bbha() to allow drivers to request PBHA values

[RFC,6/7] kVM: arm64: Configure PBHA bits for stage2


[RFC,7/7] Documentation: arm64: Describe the support and expectations for PBHA

Headers



Cache Replacement

- Pass temperature information from PTE with memory request to caches
- Cache replacement reads temperature information to improve temporal locality of HOT code
- Use RRIP replacement policy
- Applied to L2 cache






Evaluation Methodology



Component	Configuration		
Core	6-wide dispatch, 128 entry ROB, 2GHz, pseudo-FDIP prefetching		
Branch	1K-entry BTB, 512-entry indirect-BTB, 256-entry loop predictor, 1K-entry global predictor		
L1-D	64KB, 4-way, LRU replacement, 1/3 (tag/data)-cycle latency, stride prefetcher		
L1-I	64KB, 4-way, LRU replacement, 1/3 (tag/data)-cycle latency, stride prefetcher		
Unified Shared L2	512kB (128kB per core), 8-way, TRRIP replacement, 8/12 (tag/data)-cycle latency, inclusive, stride prefetcher		
Unified Shared SLC	1MB, 16-way, LRU replacement, 10/30 (tag/data)-cycle latency, exclusive		
DRAM	8 chips/DIMM, 4 DIMMs, 7.6 GB/s controller bandwidth, 400-cycle latency		




Benchmark	Training	Evaluation	FF
abseil	all ^a	absl_btree_test	1E9
bullet	train ^b	eval ^b	1E9
clamscan	train ^b	$eval^b$	1E7
clang	ninja clang-check-c	gcc's ref	1E8
deepsjeng	train ^b	ref^b	4E9
gcc	train ^b	ref^b	1E8
omnetpp	train ^b	ref^b	4E8
python	${\sf train}^b$	test_statistics	1E8
rapidjson	unittest + perftest	perftest	
	-shrink-memory -	-shrink-memory -	
sqlite	reprepare –heap 10000000	reprepare –heap 10000000	1E8
	64 -size 50	64 –size 5	


^a All tests in test suite, ^b Use default profiling and evaluation input sets with benchmark



Evaluation

- Normalized to RRIP
- RRIP on average performs better than LRU
- Compare with CLIP (Code Line Preservation HPCA'15)
 - > Prioritize all instruction cache lines
- TRRIP performs better than CLIP due to being more selective about which instruction lines to keep in the cache
- Instruction "hotness" is tunable in the compiler, can select best performing value







Conclusion

- Mobile system libraries show frontend bottlenecks
- PGO shows considerable speedup, but frontend bottleneck still present
 - > Improvement comes from improving instruction spatial locality
 - > More can be done with temporal locality, since HOT code shows high reuse distances
- Propose a lightweight technique that reuses many existing and established mechanisms
- Pass code temperature information from compiler PGO to hardware cache using ARM's PBHA
- Improve temporal locality by keeping HOT code in the cache for longer
- Full paper currently in review...



Thank you.

Bring digital to every person, home and organization for a fully connected, intelligent world.

Copyright©2018 Huawei Technologies Co., Ltd. All Rights Reserved.

The information in this document may contain predictive statements including, without limitation, statements regarding the future financial and operating results, future product portfolio, new technology, etc. There are a number of factors that could cause actual results and developments to differ materially from those expressed or implied in the predictive statements. Therefore, such information is provided for reference purpose only and constitutes neither an offer nor an acceptance. Huawei may change the information at any time without notice.

